We report the impact of carbon nanotube (CNT) buried layer in the middle of 7 μm polyimide (PI) substrate on the electrical performance of amorphous-indium-gallium-zinc-oxide (a-IGZO) thin-film transistors (TFTs) by repetitive mechanical stretching. TFT arrays on 3 mm × 3 mm PI layers were attached on 40 μm polydimethylsiloxane (PDMS) substrate by double-sided PI tape. A negative threshold voltage shift ( V Th (V)) of −3 V has been found under 70% mechanical stretching for the TFTs on the conventional PI substrate, whereas the TFTs with CNT layer inside PI substrate exhibited robust TFT performance. The fabricated oxide TFTs reported here with CNT inside PI substrate shows field effect mobility (μ FE ) ∼ 14 cm 2 /V · s at pristine state, and changed <5% after repetitive mechanical stretching and bending which might be attributed from the strain absorbing CNT layer inside PI substrate using TCAD simulation.
I. INTRODUCTION
The stretchability and bendability of electronic devices on the plastic substrate are important for the next-generation electronic applications such as electronic skin [1] , wearable sensors [2] , human body monitoring, and other biointegrated devices [3] . As a basic building block for the stretchable and bendable electronics system, TFTs with robust electrical performance under mechanical stretching and bending is required, but there are several issues regarding the mechanical robustness of electrodes, gate dielectric, semiconducting layer and substrate [4] . To realize a stretchable active-matrix organic light-emitting diode (AM-OLED) display, thin-film transistor (TFT) backplane should have robustness against mechanical stretching and fabricated on flexible substrates [5] - [6] . Widely used flexible substrates are polyethylene terephthalate (PET) [7] , polyethylene naphthalate (PEN), and polyimide (PI) [8] , etc.
The TFT backplane with an amorphous oxide semiconductor (AOS) on polyimide (PI) substrate has achieved significant industrial research attention for the next-generation display applications. In particular, amorphous indium-gallium-zinc oxide (a-IGZO) thin-film transistors (TFTs) have been extensively studied for the applications in transparent and flexible flat panel displays because of various advantages such as low deposition temperature, high field-effect mobility (μ FE ), large area deposition and low manufacturing cost [5] , [9] . Stretchable electronics will enable innovative display applications in daily life such as electronic textiles and wearable displays [10] - [11] . The key challenges of stretchable electronics reside in stretching, twisting and deforming into complex curvilinear shapes without significant electrical performance degradation. Many approaches have been taken for various design innovations to improve mechanical stability such as wavy, coiled, net-shaped, spring-like structures [12] - [15] . In addition, active devices on stiff islands and interconnected with stretchable conductors are also proved to achieve highly stretchable electronics [13] , [16] - [18] . Although mechanical robustness of the materials, components, and structures have been improved in recent years, the fabrication process with high yield and the device stability under mechanical strain or stretching remain challenging issues.
In our previous reports, we demonstrated highly stretchable neutral plane (NP) oxide TFTs for wearable electronics that can be stretched up to 50 % elongation with negligible electrical performance degradation [16] - [18] . The NP oxide TFTs were integrated onto selectively modified polydimethylsiloxane (PDMS) substrate by UV/O 3 treatment [16] . Due to the integration of stiff islands on stretchable PDMS substrate and NP architecture, prolonged repetitive mechanical stretching was possible for the fabricated TFTs.
To achieve robust flexible and stretchable electronic displays, one of the key challenges is the design of the device/system that tolerates much higher mechanical strain (>>1%) without significant electrical performance degradations. The a-IGZO TFTs, herein are placed on stiff islands transferred on stretchable PDMS substrate. The electrical and mechanical stabilities during stretching are supposed to be originated from the mechanical protection by using the stiff islands. Na et al. [25] , and Jung et al. [26] fabricated a-IGZO TFTs on 6 μm-thick patterned flexible PI islands on PDMS substrate and maintained stable operation up to 49% and 50% stretching, respectively.
In this report, we present the robust repetitive stretchability and bendability of oxide TFTs under 70 % uniaxial stretching with buried CNT layer inside 7 μm flexible PI substrate onto 40 μm thick PDMS substrate. The PI islands with TFT arrays were attached to PDMS substrate using double-sided PI tape. The thickness of the adhesive tape is ∼150 μm (25 μm-thick stiff layer sandwiched by ∼60 μm-thick adhesive layers on both side), peel adhesion strength, and young's modulus are 120 N/25 mm, and 2-2.5 GPa, respectively [DUPONT KAPTON HN] . The oxide TFTs with buried CNT layer on the PI tape/PDMS substrate can be stretched up to 50% repetitive stretching 10,000 cycles and bent to a minimum bending radius (R) of 1 mm without any significant electrical performance degradation. This work provides a promising approach to wearable electronics using oxide TFT technology. Fig. 1 . exhibits the schematic cross-sections and photographic images of fabricated a-IGZO TFTs without and with CNT buried layer on 7 μm thick solution processed flexible polyimide (PI) substrate. A CNT layer was used as a buried layer in between two PI layers to make robust wrinkle-free, and the free-standing substrate with back channel etched (BCE) structured TFT (a) without, (b) with CNT buried layer, respectively. Photographic images of fabricated a-IGZO TFTs on PI substrate 2(b) without, 2(c) with CNT buried layer, respectively. The polyimide film used in our work has the glass transition temperature of over 500 • C for 1 wt % loss. Both TFTs were fabricated using same PI and TFT deposition process, deposition environment, and sputter targets were the same. It is obvious from Fig. 2(c) that the presence of CNT buried layer might act as the mechanical backbone for the PI substrate and result in a free-standing and wrinkle-free flexible substrate as compared to a substrate without CNT buried layer as shown in Fig. 2(b) . The detail fabrication process of flexible oxide TFTs with a CNT buried layer on 7 μm thick PI substrate is depicted in Fig. 1 . At first, a mixture of water-based graphene oxide (GO) solution and carbon nanotube (CNT) solution was spin-coated on a carrier glass (6-inch x 6-inch) to a thickness ranging between 50 to 100 nm. The CNT+GO solution was spincoated for 30 s at 1000 rotations per minute (rpm) followed by baking at 290 • C in a vacuum oven. We used singlewalled carbon nanotube (SWCNT) and graphene oxide (GO) solutions, which are commercially available and purchased from Graphene supermarket. The CNT+GO layer (CNT: GO = 1:1 wt %) acts as a release layer of PI substrate from the carrier glass. Kim et al. [18] reported that CNT+GO backbone acts as a debonding layer because it lowers the peel strength of the PI from glass. Furthermore, the CNT+GO backbone also makes the PI wrinkle-free because the CNT+GO remains being attached to the back side of the PI after detachment [18] . Therefore, the mixture of carbon nanotube (CNT) and graphene oxide (GO) was used as a buffer for nonlaser detach [18] - [21] , [23] - [24] , [27] . The first PI layer was deposited by the spin-coating process at 2000 rpm for 60 s to achieve a thickness ∼3 μm on top of the CNT+GO layer. Subsequently, the carrier glass/CNT+GO/PI substrate was baked at 450 • C in N 2 ambient to achieve the rigid PI layer on the carrier glass/CNT+GO surface. To form the CNT buried layer on the first layer of PI substrate, UV/O 3 treatment was performed on first PI layer for 5 min at room temperature to make uniform coating of CNT layer on it [28] , and then CNT solution was spin-coated onto first PI layer for 30 s at 1500 rpm followed by baking at 290 • C in a vacuum oven. Similar to first PI layer fabrication process, the second PI layer with a thickness ∼3 μm was deposited on 802 VOLUME 7, 2019 by direct current (dc) sputtering at 200 • C. The sputtering was performed in an Ar and O 2 gas environment (Ar:O 2 ratio = 4:16 sccm). The a-IGZO channel layer was patterned by wet etching using an indium tin oxide (ITO) etchant (a buffered oxide etchant of HF and NH 4 F mixture) to form the active island. After patterning IGZO, the gate insulator was patterned by dry etching with a mixture of NF 3 and H 2 . Note that, the GI and a-IGZO layers were deposited using a cluster deposition tool, without breaking vacuum to ensure a clean GI/a-IGZO interface. A 150 nm thick Mo layer was then deposited by sputtering and patterned as the source/drain (S/D) electrodes, followed by the deposition of a 200 nm thick SiO X passivation layer by PECVD at 200 • C. The schematic cross-sectional view of the as-fabricated flexible TFT device on the PI substrate is shown in Fig. 1(a)-(b) . After the complete fabrication process, the fabricated devices on PI substrate were detached from the carrier glass using a mechanical roller [18] as shown in Fig. 2 (a) . Finally, the samples were annealed at 250 • C for 2 h in vacuum to achieve a reproducible unstressed state. We adopted poly-dimethylsiloxane (PDMS) as a stretchable substrate from Dow Corning Sylgard 184, mixed in a 10:1 weight ratio and was spin-coated for 30 s at 1000 rpm onto carrier glass with a pre-coated release layer of CNT+GO. This was followed by baking at 150 • C for 15 minutes, and the total thickness of the PDMS layer was 40 μm. The freestanding stretchable PDMS film was obtained after being peeled off from the carrier glass. Current-voltage characteristics of the fabricated TFTs were measured at room temperature and at flat geometry using an Agilent 4156C semiconductor parameter analyzer. The V Th is defined as the gate voltage (V GS ) corresponding to drain current (I DS ) of W/L × 10 pA at a drain voltage (V DS ) = 1 V, where the parallel shift of the transfer curve can easily be seen. Numerical simulation was performed using 3-D TCAD simulator from Silvaco. Fig. 3 (a) compares the optical transmittances for PI, PI/CNT, and PI/CNT/PI films. An optical transmittance of ∼90 % has been observed for bare PI. However, a reduced transmittance (∼55 %) has been found with a buried CNT layer between two PI layers although the total thickness of the proposed flexible substrate is identical as compared to the conventional PI substrate. The degradation of optical transmittance can be ascribed as the effect of buried CNT layer (< 1 μm) between two PI layers. Fig. 3(b) illustrates the scanning electron microscope (SEM) cross-sectional image of the fabricated PI substrate with buried CNT layer. One can distinguish the CNT+GO/PI/CNT/PI sandwich structure by the SEM image. Fig. 4 (a)-(d) represents the key steps to place the a-IGZO TFTs on stiff-islands/PDMS substrate through pick and place method. First, Fig. 4(a) shows the fabrication of flexible a-IGZO TFTs on PI substrate [ Fig. 1] . Second, the TFT membrane (TFT on PI) was cut into island-shape (3mm x 3mm) using a green laser (Fig. 4(b) ). Third, the island-shaped TFT membranes were subsequently transferred onto the stiff region of double sided PI tape on PDMS substrate using pick and place method using a tweezer [Figs. 4(c) and 4(d)], respectively. The stretchability of the flexible oxide TFTs on the stretchable substrate was examined using a self-designed machine as shown in Fig. 5 (a)-(b) . This machine is capable of performing a uniaxial stretching of the polydimethylsiloxane (PDMS) substrate. A double-sided PI tape and oxide TFT array on the flexible PI substrate was cut into 3 mm x 3 mm islands using a green laser and then transferred onto the PDMS substrate. We kept a 1 mm spacing between consecutive PI islands that contains flexible TFT arrays on PDMS substrate. The distance between two clamps that hold the PDMS substrate was measured by an external scale, and the spacing was 44 mm, which is an initial state. The elongation of PDMS substrate was performed using the stretching equipment, and the separation of the clamps at the final (stretched) state was measured as 75 mm, resulting to a stretching of 70% elastic elongation. The zoom-in schematic images in Fig. 5(a)-(b) clearly exhibits the separation between two consecutive PI islands. To evaluate the TFT performance under uniaxial stretching, we measured the I-V characteristics of the flexible oxide TFTs on PDMS/PI tape/PI and PDMS/PI tape/buried CNT layer based PI substrates at relaxed state after being stretched 10 times at 20%, 30%, 50% and 70% stretching strain, respectively. stable after being stretched up to 70% on the buried CNT based PI substrate. The TFT parameters after stretching are μ FE of 11 ± 0.5 cm 2 /V.s, V Th of 0.1 ±0.1 V, and SS of 0.2 ± 0.05 V/dec, exhibiting highly robust stretching performance. And, conventional PI based TFT parameters after stretching are μ FE of 11 ± 0.6 cm 2 /V.s, V Th of −0.1 ± 0.3 V, and SS of 0.3 ± 0.05 V/dec. Fig. 7 (a)-(b) represents the evaluation of transfer characteristics after repetitive stretching up to 10,000 cycles under a fixed uniaxial stretching of 50% for both the conventional PI and buried CNT layered PI substrate based flexible oxide TFTs. The PDMS substrate was stretched to a direction parallel to the a-IGZO channel. Conventional PI-based TFTs exhibits a huge change of V Th = −3 V after 10,000 cycles stretching. Interestingly, flexible TFTs on buried CNT based PI substrate show a robust electrical performance of only V Th = −0.3 V after the same amount stretching. Fig. 8 (a)-(b) represents the changes in V Th and μ FE after 10,000 repeated stretching with and without buried CNT based 10 oxide TFTs on PI substrate. The results show the TFT parameters after stretching are μ FE of 12 ± 0.5 cm 2 /V.s, V Th of −0.4 ± 0.1 V for buried CNT based oxide TFT, whereas TFT parameters after stretching are μ FE of 12±1.5 cm 2 /V.s, V Th of −2.5±0.5 V for the TFTs without buried CNT. The electrical performance degradation of oxide TFTs under uniaxial stretching with conventional PI/PDMS substrate can be attributed as the mechanical elongation of the conventional PI substrate induced defect generation under cyclic uniaxial stretching. The changes in threshold voltage after mechanical strain/stress are mainly explained by the change of interatomic distance, formation of trap sites, formation of defect states at GI/a-IGZO interface and/or bulk a-IGZO, due to applied external mechanical strain [18] - [24] , [29] . In contrast, the robust electrical performance of the flexible oxide TFTs on buried CNT layer based PI substrate might be originated from the presence of buried CNT layer with higher Young's modulus in the middle of PI substrate that might limits the mechanical elongation of the a-IGZO layer. The less mechanical elongation of a-IGZO layer might results in less stretching induced defect generation in our proposed substrate based TFTs.
II. EXPERIMENT

III. RESULTS AND DISCUSSION
The buried CNT layer inside PI substrate can protect the oxide layer of the flexible TFTs from the external uniaxial stretching strain because it might act as the mechanical backbone for the PI substrate. This helps to achieve wrinklefree substrate, and thus stable TFT performances can be obtained. 10 TFTs were measured on the 6-inch x 6-inch substrate to ensure the device to device uniformity. The electrical performance of the TFTs without and with buried CNT layer inside PI substrate are shown in Fig. 7(c)-(d) respectively. After uniaxial stretching up to 10,000 cycles, most of the TFTs on conventional PI substrates exhibited unstable electrical performance. Whereas, out of 10, none of the flexible oxide TFTs with buried CNT showed any visible changes in their electrical characteristics. These results ensure that the buried CNT layer in between two PI substrates provides a better stretchability of flexible a-IGZO TFTs on stretchable substrates.
In order to check the effect of CNT buried layer on electrical performance of flexible oxide TFTs on PI substrate under mechanical bending strain, we measured the I-V characteristics of the flexible TFTs under a decreasing bending radius from flat (R = ∞) to bending radius, R = 1 mm for the TFT without and with CNT buried layer inside flexible PI substrate in Fig. 9 (a)-(b) , respectively. The applied tensile strain (ε) was vertical to the a-IGZO channel using cylinders. For each bending radius (R), we mounted the samples on the cylinders and kept for a certain time in order to induce the strain on the TFT film VOLUME 7, 2019 805 before measuring the I-V characteristics. From the transfer characteristics, it is apparent that, without a buried CNT layer, TFTs undergo a negative V Th shifts of 4 V, whereas, the TFTs with buried CNT layer exhibits stable operation with V Th of 0.5 V under increasing mechanical strain. The origin of V Th instability in flexible a-IGZO TFTs under mechanical strain was previously explained as the strain induced generation of defect states in the a-IGZO layer [19] - [23] . In Fig. 9 (c)-(d), we performed TCAD simulation to check the role of CNT layer inside PI layers once external mechanical strain is incident on flexible a-IGZO TFTs. We created bendable structures with single CNT and CNT+GO with CNT buried layers while considering an arbitrary bending radius (R) using Devedit device simulator of Silvaco TCAD [24] . For mechanical strain (ε) distribution, we performed victory 3D stress distribution module and the mechanical properties of different TFT and substrate layers are listed in TABLE 1 [24] . From TCAD based strain distribution, it is clearly observed that the flexible TFT on 7 μm thick PI substrate with one CNT buried layer exhibits an applied tensile strain of about 0.70 % on a-IGZO channel, whereas, the applied tensile strain of about 0.40% is observed for the structure with CNT+GO and CNT layer inside PI substrate (2x time larger strain), suggesting that CNT layer might limits/absorb the applied strain and thus, less defect generation inside a-IGZO layer might occur with buried CNT inside PI as compared to conventional PI based flexible TFTs.
IV. CONCLUSION
We studied the effect of repetitive mechanical stretching and bending on the electrical performance of flexible oxide TFTs with the conventional PI substrate and buried CNT layer based PI substrates. Numerical simulation by TCAD reveals the reduction of applied external mechanical strain by CNT layer inside the PI substrate. Stretching up to 10,000 cycles at 50% strain exhibited robust TFT performance for the TFTs with CNT buffer layer; V Th of −0.2 ± 0.3 V and μ FE of 0.5 ± 0.3 cm 2 /V.s Note that conventional PI substrate based TFTs exhibited a V Th of −3.0 ± 1.2 V and μ FE of 1.0 ± 0.2 cm 2 /V.s. Combining with the high field effect mobility (μ FE ), excellent device to device uniformity and robust electrical performance on stretchable substrates, oxide TFT technology might provide the exciting opportunities for stretchable electronics.
